Anna University CS 1202 Digital Principles and System Design question paper CS 1202 3rd Sem question

Download B.E / B.Tech. Degree exam question paper CS 1202 Digital Principles and System Design question paper of Anna University.

The following resource will give you the details about the previous year question paper of CS 1202 and the course name is Digital Principles and System Design of Anna university.

Anna University question papers:CS 1202 Digital Principles and System Design Examination Question Papers of previous years. Check the resource below of Anna university semester CS 1202 question paper

Answer all questions

(PART A-10*2=20 marks)

1.What are error detecting codes?
2.Find the components for the following functions
3.Draw the circuit diagram for 3 bit parity generator.
4.What are the drawbacks of K-Map method?
5.What is logic synthesis in HDL?
6.When an overflow condition will encounter in an accumulator register?
7.What is gate leveling modeling?
8.What are the differences between sequential and combinational logic?
9.Draw the logic diagram for D-Type Latch.
10.What are the assumptions made for pulse mode circuit?

(PART B-5*16=80 marks)
11.(a).Using tabulation method simplify the Boolean function
F(w,x,y,z)=S(2,3,4,6,7,11,12,13,14) which has the don't care conditions d(1,5,15).
(b).Simplify the Boolean function using Variable Entered Mapping method and implement using gates

12.(a) (i).Design a combinational circuit to convert gray code to BCD. [Marks-12]
(ii).Design a Full Adder circuit with a Decoder. [Marks-4]
(b).Design a 4-bit magnitude comparator to compare two 4 bit numbers.

13.(a).Implement the Boolean function using 8:1 multiplexer
(b).Explain the different types of ROM

14.(a).Construct a full subtractor circuit and write a HDL program module for the same
(i).Compare synchronous with Asynchronous counters [Mark-8]
(ii).Explain the behavioral Model with suitable example [Mark-8]
(b).(i).A positive edge triggered flip-flop has two inputs D1 and D2 and a control input that chooses between the two. Write an HDL behavioral description of this flip-flop. [Mark-8]
(ii).Construct and explain 4 stage Johnson counter. [Mark-8]

15.(a).(i).Explain the need for key debounce circuit [Mark-8]
(ii).What is the objective of state assignment in asynchronous circuit? Give hazard-free realization for the following Boolean functions [Mark-8]
(b).An asynchronous sequential circuit is described by the following excitation and output function
(i).Draw the logic diagram of the circuit [Mark-5]
(ii).Derive the transition table and output map [Mark-6]
(iii).Describe the behavior of the circuit [Mark-5]


Guest Author: jith01 Dec 2011


  • Do not include your name, "with regards" etc in the comment. Write detailed comment, relevant to the topic.
  • No HTML formatting and links to other web sites are allowed.
  • This is a strictly moderated site. Absolutely no spam allowed.
  • Name: